A controllerheap manager has been designed for applicability to all detector subsystem types of PHENIX. The heap manager performs all functions associated with front end electronics control including ADC and analog memory control, data collection, command interpretation and execution, and data packet forming and communication. Interfaces to the unit consist of a timing and control bus, a serial bus, a parallel data bus, and a trigger interface. The topology developed is modular so that many functional blocks are identical for a number of subsystem types. Programmability is maximized through the use of flexible modular functions and implementation using field programmable gate arrays (FPGAs). Details of unit design and functionality will be discussed with particular detail given to subsystems having analog memory-based front end electronics. In addition, mode control, serial functions, and FPGA implementation details will be presented.
I. INTRODUCTION
Front end electronics (FEE) modules in any physics experiment require some level of control. In some systems this control resides at a higher system level through a simple control port. In other systems the control resides at the same physical level as the FEE and may vary in complexity from a simple state machine to a microprocessor-based unit. The latter approach, localized control near the detector, has become a requirement as the integrated FEE modules associated with high density, physically large detectors prominent in modern-day physics have increased the control and data acquisition requirements [ 1, 2] . The PHENIX detector, composed of multiple detector subsystems with varying channel counts, is one such system 131.
FRONT END MODULE (FEM) DESCRIPTION
The front end module (FEM) is the hardware unit located nearest the detector and is comprised of FEE channels and a heap manager. The heap manager performs the following generalized functions: mode interpretation and execution, FEE timing and control, pre-and post-Level-1 (LVL-1) ' Research sponsored by the U S . Department FEMs function both synchronously and asynchronously with the beam crossings, Preamp and AMU controls must be synchronized with the beam clock while digitization, packet forming and transmission occur at a rate consistent with the required data throughput rate. Since valid events (LVL-1 qualified) can occur at rates much higher than the achievable collection rates, each FEM must be able to hold at least five qualified event data. For AMU-based FEMs, events are composed of two or more samples. These samples will not be overlapping or share individual beam crossing data. Additionally, valid LVL-1 events will occur at a rate not exceeding 25 KHz. This allows up to 40 ps for digitization, data collection and formatting, and data transmission to the DCM.
The heap manager architecture has been designed for functional modularity. Many heap manager functions are common across all FJZM types. Proper partitioning of FEM functional blocks allows wide applicability across PHENIX.
A. FEM Interfaces
As demonstrated in Figure 1, 
B. Mode Bits / Command Control
The PHENIX detector is a cyclic machine consisting of repeated patterns of beam events with interlaced control functions such as calibration and FEE reset operations. Mode control of each detector subsystem will be performed using a number of mode control bits that are supplied to each FEM. Each mode command will be sampled by the FEM on the rising edge of the beam clock and will be implemented on the following rising edge (or one beam clock period later).
In defining the mode bit definitions several objectives were considered; standardization of the command set across all subsystem types where possible, simplicity of commands, flexibility of commands for subsystem-specific functions, and developing a set that make the FEM operational state completely deterministic. A deterministic system for this application is defined as one whose functional state can be completely determined by observing the mode bits for any given beam clock (recall that the scheduler controls the FEM by issuing a mode control each beam clock). Use of a deterministic system allows one to determine the FEM operational state without knowledge of prior states. This will make both the scheduling, development, and troubleshooting tasks more efficient, A total of 11 control bits are available for mode control, timing, and other functions. is the Run/Halt Bit and defines the run status of the FEM (l=Run, O=Halt). MBI and MBO are used to control the 'reset group' of commands (see Table 2 ). MB3 and MB2 provide another group of custom commands that are user defined (custom group). Being deterministic allows a mode command structure where each command group can produce an operation regardless of the operation specified in other groups. This allows for multiple functions to be specified at once which can be both a benefit and a problem. For instance, a Run can be specified with both a Special Reset (integrator reset perhaps) and a Custom Command. This makes the mode bits powerful but also allows for commands that may be incompatible if issued simultaneously. FEMs must be designed to handle invalid command sets by defaulting to a Run with No-ops for each of the other two command groups. Error conditions (incompatible or undefined group commands) should be removed from the possible command list during system checkout and initial operation, A summary of the standard FEM commands is shown in 
C. Address List Manager
The address list provides simultaneous r e a d h i t e control, cell write-over protection for both a LVL-1 trigger decision delay and digitization latency, and re-ordering of AMU addresses following conversion, all at a beam crossing rate of 105 ns. Addresses are handled such that up to five LVL-1 events can be maintained in the AMU without write-over. Applicability to multiple detector sub-systems is accomplished by the use of detector-specific programmable parameters --the number of data samples per valid LVL-1 trigger and the sample spacing. Figure 2 shows At initialization following a reset or power-up, a counter is used to fill the loop with addresses 0 through 63, which pass through a mux (FB MUX) into the LVL-1 Delay FIFO. When the counter outputs address 63, FB MUX is switched into 'feedback mode,' where the addresses from the Available Address FIFO are fed into the LVL-1 Delay FIFO. The input address to the LVL-1 Delay FIFO is buffered and used as the current AMU write address. A new address is always available each beam clock to prevent the overwriting of valid data.
The LVL-1 Delay FIFO acts as a programmable depth shift register. The LVL-1 delay, specified in beam clock periods, is stored in the ALM at setup. At initialization, an address is written into the FIFO each beam clock cycle. The read from the FIFO is suppressed until the number of beam clocks specified by the programmed LVL-1 delay bits has passed. This function is performed using a beam clock counter and digital comparator. Once initialized, a write and a read operation are performed each beam clock until another reset is issued.
The routing of the AMU addresses from the LVL-1 Delay FIFO is determined by the LVL-1 accept bit. If a valid LVL-1 is generated, the address is written into the ADC Conversion FIFO. This operation removes the addresses from Reordering of addresses that have been used for digitization is accomplished using a sorting procedure that slips the address back into the appropriate location of the address loop.
D. FEM Serial Inte$ace
The serial interface is used for configuring the FEM and can be used for monitoring and diagnostics. Various programmable parameters are accessed through this port including HM parameters (LVL-1 delay, ALM sampling parameters) and FEE parameters (channel enables, DAC settings, etc.). Figure 3 shows the basic serial architecture incorporated into each FEM. This interface uses a full readback, buffered approach that combines a set of shift registers with mirror hold registers. The interface also provides a means for programming the FPGAs during E M initialization and reading back the DONE bit which indicates proper programming. 
E. Data Collection & Formatting
One primary function of the heap manager is to collect data from the FEE. For AMU-based FEMs (Type I) this consists of retrieving digitized data from a bank of ADCs. After digitization is completed each ADC register is enabled separately onto a bus. A packet is then generated which consists of a pair of header and trailer words, a unique event number, a module address, AMU cell number, the digitized data block, and a checksum. The formatting of a data packet is carried out by the heap manager controller through the use of a five input multiplexer (Data Packet MUX). Figure 4 shows how the data collection and formatting circuit is implemented. The Xilinx 4000E family was chosen as the platform for the construction of the heap manager. To optimize FPGA resource allocation and maximize the speed of the heap manager, the design was split into two parts: address list manager and heap manager controller. The address list manager is implemented in a single XC4005E, 84-pin PLCC part, and the heap manager is implemented in an XC4010E, 191-pin FPGA.
A 64-channel beam test prototype of the system was developed and tested for the PHENIX Multiplicity Vertex Detector [5, 6, 7] . In this beam test, a heap manager controlled 64 channels of FEE (preamps, AMUs, and ADCs). Results from the beam test proved the partitioned heap manager met all functional requirements. In addition to power and speed requirements the heap manager must have sufficient resources to allow architectural modifications after PHENIX installation. Observance of the resource allocation of both HM FPGAs demonstrates adequate resources for future design changes (see Table 4 ). Additionally, the speed overhead previously reported indicates that future FPGAs designs may be made denser without violating the minimum speed requirements, VII. ACKNOWLEDGMENTS
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